

**TITLE OF THE INVENTION**

Failure Analysis Method, Compression Threshold Deriving Method, and  
Recording Medium

**BACKGROUND OF THE INVENTION**

## 5 Field of the Invention

The present invention relates to a failure analysis of semiconductor devices and,  
in particular, to a failure analysis method on the wafer of a semiconductor device having a  
plurality of memory cells, and a recording medium for recording its program, as well as a  
method of deriving compression thresholds, and a recording medium for recording its  
10 program.

## Description of the Background Art

As a method of performing on a wafer a failure analysis of a semiconductor  
device having a plurality of memory cells (generally disposed in matrix form), one which  
employs a tester (hereinafter referred to as "LSI tester") has been known. In this method,  
15 an electrical characteristic inspection of each memory cell on a wafer is performed, and  
the detected position coordinate of a failure memory cell is indicated in the form of a bit  
map (generally called "fail bit map (FBM)") in a coordinate region defined by x-  
coordinate along the row direction and y-coordinate along the column direction. The  
cause of failure is estimated on the basis of the inferior pattern of the FBM.

20 For estimating the cause of failure by using a FBM, usually, the fail shape is  
first recognized (specified) and then classified, depending on its shape, into "inferior  
block," "inferior line," and "inferior bit."

As used herein, "inferior block" takes place mainly in the event of abnormality  
on a signal line common to a plurality of memory cells, which signal line is other than  
25 word lines and bit lines. The memory cells commonly connected to the signal line

become inferior, resulting in such a shape that fail bits are closely gathered.

The "inferior line" takes place mainly in the event of abnormality on a word line or bit line, and a series of memory cells connected to the word line or bit line become inferior, resulting in such a shape that fail bits are aligned in a row or line direction.

5        The "inferior bit" takes place in the event of abnormality in the individual memory cells, resulting in such a shape that the memory cells are dotted with fail bits.

10        The FBM shape recognition has conventionally been conducted in the following manner. Specifically, a FBM is temporarily compressed according to a predetermined rule, and a rough shape recognition of the compressed FBM is performed to classify into "inferior block," "inferior line" or "inferior bit." Subsequently, a 1-bit level recognition of the recognized fail area is performed to recognize its detail shape (e.g., fail size).

15        As used herein, the term "to compress" denotes the following operation. One FBM is divided by a predetermined area, e.g., 64 bits of 8 bits on x-coordinate by 8 bits on y-coordinate, and, if a fail bit of 1 bit or more is present in the area of 64 bits, this 64 bits is converted into one fail pixel. On the other hand, if no fail bits are present in the area of 64 bits, this 64 bits is converted into one pass pixel. This example is hereinafter referred to as the case that the FBM is compressed by  $8 \times 8$  bits." The above-mentioned predetermined area is hereinafter referred to as "compression area."

20        With this manner, however, due to variations in the density of failure, the recognition shape changes depending on the compression rate, thus causing an incorrect recognition.

25        Assume that in a FBM having a size of  $x \times y = 32 \text{ bits} \times 32 \text{ bits}$ , only the left side is dotted with fail bits FB, as viewed in Fig. 56. Such a FBM prior to compression, as shown in Fig. 56, is hereinafter referred to as "original FMB."

The original FBM in Fig. 56 is divided by an  $8 \times 8$  bit compression area, and then compressed, to obtain a  $4 \times 4$  pixel matrix. Thereby, as shown in Fig. 57, the entire leftmost column of the pixel matrix becomes fail pixel FP, which indicates "inferior line."

However, if the original FBM is compressed by  $2 \times 2$  bits, this is divided into a  
5  $16 \times 16$  pixel matrix. Thereby, as shown in Fig. 58, the pixel matrix is dotted with fail pixels FP, which indicates "inferior bit."

### SUMMARY OF THE INVENTION

A first aspect of the present invention is directed to a failure analysis method using an original fail bit map that is prepared, based on the data about the position of a  
10 failure memory cell having inferior electrical characteristic in a plurality of memory cells arranged in matrix form, by associating the failure memory cell with a fail bit in bit units, and mapping to the arrangement of the memory cells. The failure analysis method comprises the steps of: (a) preparing various compressed fail bit maps from the original fail bit map; and (b) calculating fail rates of the respective compressed fail bit maps and  
15 distinguishing a fail shape based on the fail rates, the compressed fail bit maps being prepared by the following steps: dividing the original fail bit map based on each of a plurality of compression areas having different size to convert into various forms in each of which a plurality of pixels of equal size to the their respective compression areas are arranged; and regarding the pixels containing the fail bit, as a fail pixel, and the fail rates  
20 being defined by the ratio of the fail pixel in a predetermined region.

A second aspect of the present invention is directed to a failure analysis method using an original fail bit map that is prepared, based on the data about the position of a failure memory cell having inferior electrical characteristic in a plurality of memory cells arranged in matrix form, by associating the failure memory cell with a fail bit in bit units,  
25 and mapping to the arrangement of the memory cells. The failure analysis method

comprises the steps of: (a) preparing various compressed fail bit maps from the original fail bit map; and (b) calculating fail rates of the respective compressed fail bit maps and distinguishing a fail shape based on the fail rates, the compressed fail bit maps being prepared by the following steps: dividing the original fail bit map based on a  
5 predetermined compression area to convert into such a form that a plurality of pixels of equal size to the compression area; judging based on each of a plurality of compression thresholds defining the number of the fail bits in the pixels whether the pixels are fail, and regarding the pixels containing a number of the fail bits corresponding to their respective compression thresholds, as a fail pixel, and the fail rates being defined by the ratio of the  
10 fail pixel in a predetermined region.

A third aspect of the present invention is directed to a failure analysis method using an original fail bit map that is prepared, based on the data about the position of a failure memory cell having inferior electrical characteristic in a plurality of memory cells arranged in matrix form, by associating the failure memory cell with a fail bit in bit units,  
15 and mapping to the arrangement of the memory cells. The failure analysis method comprises the steps of: (a) preparing various compressed fail bit maps from the original fail bit map; and (b) calculating fail rates of the respective compressed fail bit maps and distinguishing a fail shape based on the fail rates, the compressed fail bit maps being prepared by the following steps: dividing the original fail bit map based on each of a  
20 plurality of compression areas having different size to convert into various forms in each of which a plurality of pixels of equal size to the their respective compression areas arranged; based on each of a plurality of compression thresholds defining the number of the fail bits in the pixel whether the pixels are fail, and regarding the pixels containing not less than a number of the fail bits corresponding to their respective compression  
25 thresholds, as a fail pixel, and the fail rates being defined by the ratio of the fail pixel in a

predetermined region.

According to a fourth aspect of the present invention, in the method of any one of the first to third aspects, the step (b) includes the steps of: (b-1) by using as a reference fail rate the fail rate about one of the compressed fail bit maps, estimating a fail shape by collating at least a predetermined fail rate for distinguishing a fail shape with the reference fail rate; (b-2) obtaining index values for fail shape judgement by standardizing the fail rates of the rest of the compressed fail bit maps by using the reference fail rate as a denominator; and (b-3) collating the index values with a predetermined fail shape judgement rule to obtain a result, and distinguishing a fail shape based on the result and the result of the fail shape estimation in the step (b-1).

According to a fifth aspect of the present invention, in the method of the fourth aspect, the step (b) includes the step of judging whether the fail pixel in the predetermined region is adjacent to the fail pixel in a region other than the predetermined region, and the step (b-1) performs a fail shape estimation based on the result of the collation between the predetermined fail rate and the reference fail rate, and the result of the judging step.

A sixth aspect of the present invention is directed to a method of deriving a compression threshold used in a failure analysis method using an original fail bit map that is prepared, based on the data about the position of a failure memory cell having inferior electrical characteristic in a plurality of memory cells arranged in matrix form, by converting the failure memory cell with a fail bit in bit units, and mapping to the arrangement of the memory cells. The method of deriving a compression threshold comprises the steps of: (a) dividing the original fail bit map based on a predetermined compression area, and converting into such a form that a plurality of pixels of equal size to the compression area are arranged; (b) counting, per the pixel, the fail bits in the pixels;

and (c) obtaining characteristic of existence of the fail bits that is expressed by the number of the pixels to the number of the fail bits in the pixels and, based on the characteristic of existence, thereby to calculate the compression thresholds.

According to a seventh aspect of the present invention, the step (c) includes the  
5 step of taking count of pixels starting when the number of the fail bits is 1, and adopting, as a compression threshold, the number of the fail bits when the number of the pixels first reaches a minimum value.

An eighth aspect of the present invention is directed to a computer readable recording medium for recording a program that allows a computer to execute a method of  
10 deriving compression thresholds of the sixth or seventh aspect.

A ninth aspect of the present invention is directed to a failure analysis method using an original fail bit map that is prepared, based on the data about the position of a failure memory cell having inferior electrical characteristic in a plurality of memory cells arranged in matrix form, by associating the failure memory cell with a fail bit in bit units,  
15 and mapping to the arrangement of the memory cells. The failure analysis method comprises the steps of: (a) preparing compressed fail bit maps from the original fail bit map; and (b) extracting the fail bits in a predetermined region in the compressed fail bit map as fail bits of the same group, the compressed fail bit map being prepared by the following steps of: dividing the original fail bit map based on each of a plurality of  
20 compression areas each having a predetermined size to convert into a form in which a plurality of pixels of equal size to their compression areas are arranged; judging based on each of a plurality of compression thresholds defining the number of the fail bits in the pixels whether the pixels are fail, and regarding the pixels containing not less than a number of the fail bits corresponding to their respective compression thresholds, as a fail  
25 pixel, and the step (a) includes the step of compressing the original fail bit map by using

the compression threshold, the predetermined region being defined by predetermined number of the pixels, and the step (b) includes the step of judging the fail pixels in the predetermined number of pixels as pixels in the same group, and extracting the fail bits included in the group as bits in the same group.

5           According to a tenth aspect of the present invention, the method further comprises the step of, after the step (b), (c) preparing a processed original fail bit map by eliminating the fail bits extracted as the same group from the original fail bit map, wherein the steps (a) to (c) are repeated predetermined number of times to extract the fail bits of other group, and in the second and subsequent times, the step (a) prepares the  
10   compressed fail bit map based on the processed original fail bit map in place of the original fail bit map.

          According to an eleventh aspect of the present invention, the method further comprises the step of (c) checking an involvement relation between the fail bit included in the same group and the fail bit in the other group after repeating the steps (a) and (b)  
15   predetermined number of times, wherein the step (c) includes the step of defining an involving group and an involved group by comparing coordinates of areas of forming the fail pixels constructing the groups in the compressed fail bit map.

          A twelfth aspect of the present invention is directed to a failure analysis method using an original fail bit map that is prepared, based on the data about the position of a  
20   failure memory cell having inferior electrical characteristic in a plurality of memory cells arranged in matrix form, by associating a failure memory cell with a fail bit in bit units and mapping to the arrangement of the memory cells. The failure analysis method comprises the steps of: (a) preparing a compressed fail bit map from the original fail bit map; (b) preparing a repeatedly compressed fail bit map by further compressing the  
25   compressed fail bit map predetermined number of times; and (c) extracting the fail bits

within a predetermined region in the repeatedly compressed fail bit map as fail bits of the same group, the compressed fail bit maps being prepared by the following steps: dividing the original fail bit map based on a first compression area each having a predetermined size to convert into a form in which the first pixel of equal size to the first compression area are arranged; judging based on the first compression threshold defining the number of the fail bits in the first pixel whether the first pixel is fail, and regarding the first pixel containing not less than a number of the fail bits corresponding to the first compression thresholds, as a first fail pixel, and the repeatedly compressed fail bit maps being prepared by the following steps: dividing the compression fail bit map based on a second compression area having a predetermined size; to convert into a form in which the second pixel of equal size to the second compression area are arranged; judging based on the second compression threshold defining the number of the first fail pixels in the second pixel whether the second pixel is fail, and regarding the second pixels containing not less than a number of the first fail pixels corresponding to the second compression thresholds, as a second fail pixel, and the step (a) includes the step of compressing the original fail bit map by using the first compression area and the first compression threshold, the step (b) includes the step of compressing the compressed fail bit map by using the second compression area and the second compression threshold, the predetermined region being defined by the predetermined number of the second pixels, and the step (c) includes the step of judging the second fail pixels existing within the predetermined number of pixels as pixels in the same group, and extracting the fail bits included in the group as bits in the same group.

According to a thirteenth aspect of the present invention, the method further comprises the step of (d) checking an involvement relation between the fail bit included in the same group and the fail bit in the other group after repeating the steps (a) to (c)



preset number of times, wherein the step (d) includes the step of defining an involving group and an involved group by comparing coordinates of areas of forming the second fail pixels constructing each of the groups in the repeatedly compressed fail bit map.

According to a fourteenth aspect of the present invention, the method further  
5 comprises the step of displaying only the fail bits in the same group on a fail bit map.

According to a fifteenth aspect of the present invention, the method further comprises the step of simultaneously displaying the fail bits in the same group and the fail bits in the other group in different display colors on a fail bit map.

According to a sixteenth aspect of the present invention, the failure analysis  
10 method is conducted on a plurality of wafers, and further comprises the step of dividing each of the plurality of wafers into a plurality of concentrical annular-shaped areas by using a wafer center portion as a center area and counting the number of the fail bits in the same group and that of the fail bits in the other group existing in each of the plurality of concentrical annular-shaped areas of each of the plurality of wafers.

According to a seventeenth aspect of the present invention, the failure analysis  
15 method is conducted on a plurality of wafers, and further comprises the step of radially dividing each of the plurality of wafers into a plurality of areas every predetermined angle by using a wafer center portion as a center and counting the number of the fail bits in the same group and that of the fail bits in the other group in each of the plurality of radial  
20 areas in each of the plurality of wafers.

An eighteenth aspect of the present invention is directed to a computer readable recording medium for recording a program that allows a computer to execute a failure analysis method of any one of the first to fifth and ninth to thirteenth aspects.

With the failure analysis method of the first aspect, a plurality of compressed  
25 fail bit maps having different compression areas are made as compression conditions, and

00482201-2221-60

With the failure analysis method of the fifth aspect, the estimating accuracy of fail shapes can be increased because, for example, "inferior line" can be estimated when no failure pixels are adjacent to that exists outside a predetermined region, and "inferior  
25 block" or "inferior bit" can be estimated when a failure pixel is adjacent to that exists

outside the predetermined region.

With the method of deriving compression thresholds in the sixth aspect, a threshold value capable of ignoring any inferior bits occurred at random, can be obtained by calculating a compression threshold from the characteristic of existence of fail bits  
5 contained in a pixel.

With the method of deriving compression thresholds in the seventh aspect, a concrete compression threshold can be calculated from the characteristic of existence of fail bits.

The recording medium of the eighth aspect realizes a method of deriving a  
10 compression threshold capable of obtaining automatically a threshold value with which it is able to ignore any inferior bits occurred at random.

With the failure analysis method of the ninth aspect, whether the pixels are fail is judged based on their compression threshold, compressed fail bit maps are prepared regarding the pixels containing not less than a number of the fail bits  
15 corresponding to their respective compression thresholds, as a fail pixel, and the fail pixels in the predetermined number of pixel are judged in the same group and the fail bits in the group are extracted in the same group. This permits grouping of areas having different density of failure as different groups, and enables to identify the causes of failure by classifying fail shapes by the group after grouping.

20 With the failure analysis method of the tenth aspect, it further comprises a step (c) of preparing a processed original fail bit map by eliminating the fail bits extracted as the same group from the original fail bit map. After steps (a) to (c) are repeated predetermined number of times, in the second and subsequent times, the step (a) prepares the compressed fail bit map based on the processed original FBM in place  
25 of the original fail bit map. This permits consecutive grouping of only unprocessed

00748228 122700  
007227 8228460

groups, thereby grouping of each fail bits independently exists each other can be efficiently conduct.

With the failure analysis method of the eleventh aspect, an involvement relation between the fail bit included in the same group and the fail bit in the other  
5 group is defined after repeating the steps (a) and (b) predetermined number of times by comparing coordinates of areas of forming the fail pixels. This enables, for example, to know the distribution of density of the fail bits, thereby effective judgement material can be obtained for identifying the causes of failure.

With the failure analysis method of the twelfth aspect, original fail bit maps  
10 are divided based on a first compression area having a predetermined size, whether the pixels are fail is judged based on a first compression threshold, and compressed fail bit maps are prepared regarding the first pixel containing not less than a number of the fail bits corresponding to the first compression threshold, as a first fail pixel, compressed fail bit maps are divided based on a second compression area having a  
15 predetermined size; whether the pixels are fail is judged based on a second compression threshold, and repeatedly compressed fail bit maps are prepared regarding the second pixel containing not less than a number of the first fail pixels corresponding to the second compression threshold, as a second fail pixel. The second fail pixels in the predetermined number of fail pixels are judged in the same  
20 group and the fail bits included in the group are extracted as bits in the same group. This permits grouping of areas having different fail shapes as different groups, thereby enabling to identify the causes of failure efficiently by classifying fail shapes by the group after grouping.

With the failure analysis method of the thirteenth aspect, an involvement  
25 relation between the fail bit included in the same group and the fail bit in the other

group is defined after repeating the steps (a) to (c) predetermined number of times by comparing coordinates of areas of forming the second fail pixels. This enables, for example, to know the positional relation of areas having different fail shapes, thereby effective judgement material can be obtained for identifying the causes of failure.

5 With the failure analysis method of the fourteenth aspect, by displaying only the fail bit in the same group on a fail bit map, judging based on each of a plurality of compression thresholds defining the number of said fail bits in said pixels whether said pixels are fail, and regarding said pixels containing not less than a number of said fail bits corresponding to their respective compression thresholds, as a fail pixel.

10 With the failure analysis method of the fifteenth aspect, by displaying the fail bit in the same group and the fail bit in the other group in different display colors on a fail bit map, judging based on each of a plurality of compression thresholds defining the number of said fail bits in said pixels whether said pixels are fail, and regarding said pixels containing not less than a number of said fail bits corresponding to their  
15 respective compression thresholds, as a fail pixel.

With the failure analysis method of the sixteenth aspect, each of the plurality of wafers is divided into a plurality of concentric annular-shaped areas by using a wafer center portion as a center area and the number of the fail bits in the same group and that of the fail bits in the other group are counted in each of the plurality of  
20 concentric annular-shaped areas in each of the plurality of wafer. This enables to visually recognize the statistical distribution of fail groups by presenting the above counting result in a graph.

With the failure analysis method of the seventeenth aspect, each of the plurality of wafers is divided into a plurality of radial areas every predetermined angle  
25 by using a wafer center portion as a center and the number of the fail bits in the same

002227 02228460

group and that of the fail bits in the other group are counted in each of the plurality of radial areas. This enables to visually recognize the statistical distribution of fail group by presenting the above counting result in a graph.

With the recording medium of the eighteenth aspect, when compared to the  
5 case that fail shapes are distinguished only by the fail rate of the compressed fail bit map prepared under a single compression condition, more kinds of fail shapes are distinguishable, thus realizing a failure analysis method with improved classifying accuracy of fail shapes. By preparing plurality of compressed fail bit maps with compression condition changed and extracting the fail bits in the predetermined  
10 number of bits in the same group, grouping of the fail bits is possible, thereby enabling to efficiently identify the cause of failures by classifying fail shapes by the group after grouping.

It is an object of the present invention to provide a failure analysis method with which it is able to prevent incorrect recognition of fail shapes and to recognize and  
15 classify fail shapes at high accuracy, and a recording medium for recording its program, as well as a method of deriving compression thresholds used in the failure analysis method, and a recording medium for recording its program.

Various failures occur at random on a wafer or densely in a certain area.

It is important to group failures densely occurring as a group in order to specify  
20 the cause of the failure. Conventionally, for example, a method of specifying a distance from a fail bit and grouping failures in the distance is adopted.

This method, however, has a problem such that when failure occurrence density varies, the specified distance has to be changed, and it is difficult to set the specified distance.

25 It is therefore a second object to provide a failure analysis method capable of

004221" 32281.60

easily grouping failures which occur densely.

These and other objects, features, aspects and advantages of the present invention will become more apparent from the following detailed description of the present invention when taken in conjunction with the accompanying drawings.

## 5 BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a diagram illustrating a system configuration for executing a failure analysis method according to the present invention;

Fig. 2 is a flow chart illustrating a failure analysis method according to a first preferred embodiment of the invention;

10 Fig. 3 is a diagram illustrating one example of recognition rules used in the above failure analysis method;

Figs. 4A to 4C are diagrams of original FBMs illustrating the above failure analysis method;

15 Figs. 5A to 5C, 6A to 6C and 7A to 7C are diagrams of compressed FBMs illustrating the above failure analysis method;

Fig. 8 is a flow chart illustrating a failure analysis method according to a second preferred embodiment;

Fig. 9 is a diagram illustrating one example of recognition rules used in the failure analysis method of the second preferred embodiment;

20 Figs. 10A and 10B are diagrams of original FBMs illustrating the failure analysis method of the second preferred embodiment;

Figs. 11A, 11B, 12A and 12B are diagrams of compressed FBMs illustrating the failure analysis method of the second preferred embodiment;

25 Fig. 13 is a flow chart illustrating a failure analysis method according to a third preferred embodiment;

Fig. 14 is a diagram illustrating one example of recognition rules used in the failure analysis method of the third preferred embodiment;

Figs. 15A and 15B are diagrams of original FBMs illustrating a method of deriving compression thresholds according to a fourth preferred embodiment;

5 Fig. 16 is a flow chart illustrating the method of the fourth preferred embodiment;

Figs. 17A, 17B and 18 are diagrams illustrating the method of the fourth preferred embodiment;

10 Fig. 19 is a diagram of an appearance of a computer system with which a failure analysis method of the invention is realized;

Fig. 20 is a diagram illustrating a construction of the above computer system;

Fig. 21 is a diagram showing an original FBM for explaining a failure analysis method of a fifth preferred embodiment;

15 Fig. 22 is a diagram specifically showing a part of the original FBM for explaining the failure analysis method of the fifth preferred embodiment;

Fig. 23 is a flow chart illustrating the failure analysis method of the fifth preferred embodiment;

Fig. 24 is a diagram showing a compressed FBM for explaining the failure analysis method of the fifth preferred embodiment;

20 Fig. 25 is a diagram showing a processed original FBM of the fifth preferred embodiment;

Fig. 26 is a diagram specifically showing a part of the original FBM for explaining the failure analysis method of the fifth preferred embodiment;

25 Fig. 27 is a diagram showing a compressed FBM for explaining the failure analysis method of the fifth preferred embodiment;



Fig. 28 is a diagram showing an original FBM of a sixth preferred embodiment;

Fig. 29 is a diagram specifically showing a part of the original FBM for explaining a failure analysis method of the sixth preferred embodiment;

Fig. 30 is a flow chart for explaining the failure analysis method of the sixth preferred embodiment;

Fig. 31 is a diagram showing a compressed FBM for explaining the failure analysis method of the sixth preferred embodiment;

Fig. 32 is a diagram showing a compressed FMB for explaining the failure analysis method of the sixth preferred embodiment;

Fig. 33 is a diagram showing the involvement relation of failure groups and a classification result of fail bit shapes;

Fig. 34 is a diagram showing an original FBM of a preferred seventh embodiment;

Fig. 35 is a diagram specifically showing a part of the original FBM for explaining a failure analysis method of the preferred seventh embodiment;

Fig. 36 is a diagram specifically showing a part of the original FBM for explaining the failure analysis method of the seventh preferred embodiment;

Fig. 37 is a flow chart for explaining the failure analysis method of the seventh preferred embodiment;

Fig. 38 is a flow chart for explaining the failure analysis method of the seventh preferred embodiment;

Fig. 39 is a diagram showing a compressed FBM for explaining the failure analysis method of the seventh preferred embodiment;

Fig. 40 is a diagram specifically showing a part of the compressed FBM for explaining the failure analysis method of the preferred seventh embodiment;

00748228.122700

Fig. 43 is a diagram specifically showing a part of the compressed FBM for explaining the failure analysis method of the seventh preferred embodiment;

Fig. 44 is a diagram showing a repeatedly compressed FBM for explaining the failure analysis method of the seventh preferred embodiment;

Fig. 46 is a diagram showing a processed original FBM in an example of displaying a failure analysis result;

Fig. 47 is a diagram showing a processed original FBM in an example of displaying a failure analysis result;

Fig. 48 is a diagram specifically showing a part of the processed original FBM in an example of displaying a failure analysis result;

Fig. 49 is a diagram specifically showing a part of the processed original FBM in an example of displaying a failure analysis result;

Fig. 50 is a diagram showing area division of a wafer used to calculate a failure  
20 analysis result;

Fig. 51 is a graph showing a failure analysis result;

Fig. 52 is a graph showing a failure analysis result;

Fig. 53 is a diagram showing area division of a wafer used to calculate a failure analysis result;

25 Fig. 54 is a graph showing a failure analysis result;

Fig. 55 is a graph showing a failure analysis result;

Fig. 56 is a diagram showing an original FBM for explaining a problem of a conventional failure analysis method;

Fig. 57 is a diagram showing a compressed FBM for explaining a problem of a conventional failure analysis method; and

Fig. 58 is a diagram showing a compressed FBM for explaining a problem of a conventional failure analysis method.

## DESCRIPTION OF THE PREFERRED EMBODIMENTS

Fig. 1 shows a system configuration for executing a failure analysis method according to the present invention. In Fig. 1, an LSI tester 1, which performs an electrical characteristic inspection of all memory cells in a plurality of semiconductor devices disposed on a wafer, is connected via an interface 3 to an EWS (Engineering Work Station) for data analysis 2.

The data of the inspection result obtained by the LSI tester 1 is received and processed in the EWS for data analysis 2, by which the failure analysis method of the invention is executed.

### <A. First Preferred Embodiment>

Fig. 2 is a flow chart illustrating a failure analysis method according to a first preferred embodiment. Fig. 3 is a diagram illustrating an example of failure shape recognition rules applied in executing the failure analysis method of this embodiment.

#### <A-1. Recognition Rule>

Referring now to Fig. 3, a fail shape recognition rule will be described. In Fig. 3, item 13 is an item for setting compression conditions. The case of changing compression areas is illustrated as compression conditions, and three compression areas of FBM-A ( $8 \times 8$  bits), FBM-B ( $1 \times 32$  bits) and FBM-C ( $32 \times 1$  bits) are set herein.

5           Item 15 is an item for setting the name of a compressed FBM that serves as an  
object of failure analysis operation (called "scan"), i.e., a scan object. The "FBM-A" is  
selected herein.

Item 17 is an item for setting the maximum value of the fail size of an inferior recognition object. This is expressed by the number of bits of row (x) by column (y), and "32×32 bits" (i.e., a matrix with 32 rows and 32 columns) is set herein.

Item 18 is an item for setting a fail rate that is used for judging the recognition of an inferior recognition object. Here, it is set such as to judge inferior when the fail rate is 100 %.

Item 19 is an item for setting whether an inferior recognition object is adjacent or not. Here, it is so set that an inferior recognition object is adjacent.

The expression "an inferior recognition object is adjacent" indicates the state that fail pixels are adjacent to each other in the exterior of a region defined by a fail size.

Item 20 is an item for setting a scan region per step (i.e., scan size). This is expressed by the number of bits of row (x) by column (y), and "32×32 bits" is set herein.

Item 21 is an item for setting a fail shape judgement rule based on the normalized fail rates about compressed FBMs other than a compressed FBM as a scan object, namely, about that compressed by other than the compression area of FBM-A.

25 Under this rule, it is judged whether the fail shape is "inferior block (NORMAL)," or

"inferior line aligned in x-direction (X-Line)," or "inferior line aligned in y-direction (Y-Line)," depending on the normalized fail rates obtained in the compression with FBM-B or FBM-C compression area.

Specifically, it is judged "inferior block" when the normalized fail rate obtained by the FBM-B compression area and that obtained by FBM-C compression area, are both in the range of 0.75 to 1.25. It is judged "x-direction inferior line" when the former and latter are in the range of 0 to 0.5 and 0.75 to 1.25, respectively. It is judged "y-direction inferior line" when the former and latter are in the range of 0.75 to 1.25 and 0 to 0.5, respectively.

#### 10 <A-2. Analysis Operation>

Failure analysis operation will be described by using Fig. 2, and by referring to Fig. 3 and Figs. 4A, 4B, 4C, ... 7A, 7B, 7C. Figs. 4A to 4C are diagrams illustrating original FBMs which are prepared by mapping the data about the positions of the fail memory cells detected by the LSI tester 1 shown in Fig. 1, into a region that is divided by  $x \times y = 32 \text{ bits} \times 32 \text{ bits}$ . Specifically, Figs. 4A, 4B and 4C show inferior patterns at different locations in a memory cell region, as FBMs 22A, FBM22B and FBM22C, respectively.

There are actually an enormous number of memory cells on a megabit or gigabit scale. It goes without saying that the region for forming an original FBM is much larger than  $32 \text{ bits} \times 32 \text{ bits}$ .

The original FBM 22A shown in Fig. 4A is composed mostly of fail bits. When the fail bits in the figure are blackened, the figure is dotted with normal bits NB indicating a normal memory cell, as a blank space.

The original FBM 22B shown in Fig. 4B is in such a pattern that a plurality of fail bit lines FBLs, each being a series of fail bits aligned in y-direction, are located at 3-

00748228 "122700



(not shown in the recognition rule).

When the original FBMs 22A, 22B and 22C shown in Figs. 4A to 4C, respectively, are compressed to the area of  $1 \times 32$  bits, namely, 1 bit in x-direction by 32 bits in y-direction, a fail bit is always present in every area of the original FBMs 22A and 22C, and thus all the areas become fail pixels. Therefore, when the fail pixels are blackened, all the areas are blackened as shown in Figs. 6A and 6C. Whereas in the original FBM 22B, only the area corresponding to fail bit lines FBLs becomes a strip-like fail pixel FPL. This results in such a pattern that fail pixels FPLs are located at 3-bit intervals in x-direction, as shown in Fig. 6B.

Figs. 7A to 7C show compressed FBMs 25A, 25B and 25C, respectively, which are prepared by dividing the original FBMs 22A, 22B and 22C by the compression area of FBM-C ( $32 \times 1$  bits), followed by compression based on a compression threshold of 1 bit (not shown in the recognition rule).

When the original FBMs 22A, 22B and 22C shown in Figs. 4A to 4C, respectively, are compressed to the area of  $32 \times 1$  bits, namely, 32 bits in x-direction by 1 bit in y-direction, a fail bit is always present in every area of the FBMs 22A and 22B, and all the areas become fail pixels. Therefore, when the fail pixels are blackened, all the areas are blackened as shown in Figs. 7A and 7B. Whereas in the original FBM 22C, only the area corresponding to a fail bit line FBL becomes a strip-like fail pixel FPL. This results in such a pattern that fail pixels FPLs are located at 3-bit intervals in y-direction, as shown in Fig. 7C.

Based on the setting at item 16 (the recognition sequence of inferior recognition objects) in the recognition rule, an inferior block (A-Block-Fail) is selected first as an inferior recognition object (step ST3).

Subsequently, based on the setting at item 15 (the name of a compressed FBM

to be scanned) in the recognition rule, the compressed FBMs 23A, 23B and 23C, which have been compressed by the compression area of FBM-A, are selected. Then, based on the setting at item 17 (fail size), from the regions of the compressed FBMs 23A, 23B and 23C, the region of  $32 \times 32$  bits is selected (step ST4).

5           It should be noted that in this preferred embodiment, the scan size set at item 20 is also  $32 \times 32$  bits and thus matches the fail size, however, the fail size does not always match the scan size.

Subsequently, the fail rate in the region selected at step ST4 is calculated (step ST5).

10           The fail rate is expressed as a percentage of the value which is obtained by dividing the number of fail pixels in the compressed FBM by the number of pixels that corresponds to the fail size set at item 17. In the compressed FBMs 23A, 23B and 23C shown in Figs. 5A to 5C, the number of fail pixels is 16, and the number of pixels that corresponds to the fail size is also 16, thereby the fail rate is 100 %.

15           The fail pixel in the region selected at step ST4 is judged based on the judgement conditions of the fail rate (100 %) set at item 18, and the presence of an adjacent inferior recognition object set at item 19 (whether or not an inferior recognition object is adjacent). When both judgement conditions are satisfied, the above fail pixel is recognized (estimated) as an inferior recognition object, i.e., "inferior block," and it goes  
20 to the next step ST7. When these conditions are not satisfied, it goes to step ST9 (step ST6).

From the facts that the fail rates of the compressed FBM 23A, 23B and 23C of Figs. 5A to 5C, are all 100%, that the fail rate set at item 18 is satisfied, and that the presence of an adjacent inferior recognition object is set at item 19, it is judged "inferior  
25 block," and then goes to step ST7.



At step ST7, with respect to other compressed FBMs compressed by other than the compression area of FBM-A, the fail rate in the region selected at step ST4 is calculated and then normalized by the fail rate obtained at step ST5.

In the compressed FBMs 24A and 24C shown in Figs. 6A and 6C, respectively,  
5 the number of fail pixels is 32, and the number of pixels in the region of  $32 \times 32$  bits is also 32, thereby the fail rate is 100 %. Normalization by 100 % (the fail rate of the compressed FBMs 23A and 23C calculated at step ST5) results in that both are 1.

In the compressed FBM 24B shown in Fig. 6B, the number of fail pixels is 8, and the total pixel number is 32, thereby the fail rate is 25 %. Normalization by 100 %  
10 (the fail rate of the compressed FBM 23B) results in 0.25.

In the compressed FBMs 25A and 25B shown in Figs. 7A and 7B, respectively, the number of fail pixels is 32, and the number of pixels in the region of  $32 \times 32$  bits is also 32, thereby the fail rate is 100 %. Normalization by 100 % (the fail rate of the compressed FBMs 23A and 23B calculated at step ST5) results in that both are 1. In the  
15 compressed FBM 25C shown in Fig. 7C, the number of fail pixels is 8, and the number of pixels in the region of  $32 \times 32$  bits is 32, thereby the fail rate is 25 %. Normalization by 100 % (the fail rate of the compressed FBM 23C) results in 0.25.

Subsequently, based on item 21 (the fail shape judgement rule based on the fail rates about compressed FBMs compressed by other than the compression area of FBM-A)  
20 in the recognition rule, the failure thus far recognized are rerecognized (step ST8).

Specifically, as to the original FBM 22A shown in Fig. 4A, when compressed with the compression area of FBM-B or FBM-C, the normalized fail rates are both 1. Therefore, based on the judgement rule using the normalized fail rates of FBM-B and FBM-C, at item 21, the original FBM 22A is rerecognized (specified) as "inferior block  
25 (NORMAL)."

0974-8228-122700

As to the original FBM 22B shown in Fig. 4B, when compressed with the compression area of FBM-B or FBM-C, the normalized fail rates are 0.25 and 1, respectively. Therefore, it is rerecognized, or distinguished as "inferior line (X-Line) aligned in x-direction."

5 As to the original FBM 22C shown in Fig. 4C, when compressed with the compression area of FBM-B or FBM-C, the normalized fail rates are 1 and 0.25, respectively. Therefore, it is rerecognized, or distinguished as "inferior line (Y-Line) aligned in y-direction."

10 At step ST9, it is judged whether any non-scanned region remains in a semiconductor device. If remains, the next scan region (having area of  $32 \times 32$  bits, which is set at item 20) is selected, and the operations of step ST5 and later steps are repeated (step ST12). If the entire region of the semiconductor device has been scanned, it goes to step ST10.

15 At step ST10, it is judged whether, of the inferior recognition objects set at the recognition rule shown in Fig. 3, any non-selected inferior recognition object remains or not. If remains, the next inferior recognition object is selected, and the operations of step ST4 and later steps are repeated (step ST13). If the entire region of the semiconductor device has been scanned, it goes to step ST11. Note that in accordance with the recognition rule shown in Fig. 3, "inferior block" (A-Block-Fail) is followed by  
20 "inferior line" (B-line-Fail), as an inferior recognition object. Hence, even for "inferior line," the operations of step ST4 and later steps are to be repeated based on items 15 to 21.

At step ST11, the region recognized by the operations of steps ST3 to ST10 (rough recognition operations) is scanned at 1-bit level, to obtain detail information such  
25 as the actual fail size and the number of fail bits. Thereby, the fail shape recognition for

004227 004228 004229 004230 004231 004232 004233 004234 004235 004236 004237 004238 004239 004240 004241 004242 004243 004244 004245 004246 004247 004248 004249 004250 004251 004252 004253 004254 004255 004256 004257 004258 004259 004260 004261 004262 004263 004264 004265 004266 004267 004268 004269 004270 004271 004272 004273 004274 004275 004276 004277 004278 004279 004280 004281 004282 004283 004284 004285 004286 004287 004288 004289 004290 004291 004292 004293 004294 004295 004296 004297 004298 004299 004300 004301 004302 004303 004304 004305 004306 004307 004308 004309 004310 004311 004312 004313 004314 004315 004316 004317 004318 004319 004320 004321 004322 004323 004324 004325 004326 004327 004328 004329 004330 004331 004332 004333 004334 004335 004336 004337 004338 004339 004340 004341 004342 004343 004344 004345 004346 004347 004348 004349 004350 004351 004352 004353 004354 004355 004356 004357 004358 004359 004360 004361 004362 004363 004364 004365 004366 004367 004368 004369 004370 004371 004372 004373 004374 004375 004376 004377 004378 004379 004380 004381 004382 004383 004384 004385 004386 004387 004388 004389 004390 004391 004392 004393 004394 004395 004396 004397 004398 004399 004400 004401 004402 004403 004404 004405 004406 004407 004408 004409 004410 004411 004412 004413 004414 004415 004416 004417 004418 004419 004420 004421 004422 004423 004424 004425 004426 004427 004428 004429 004430 004431 004432 004433 004434 004435 004436 004437 004438 004439 004440 004441 004442 004443 004444 004445 004446 004447 004448 004449 004450 004451 004452 004453 004454 004455 004456 004457 004458 004459 004460 004461 004462 004463 004464 004465 004466 004467 004468 004469 004470 004471 004472 004473 004474 004475 004476 004477 004478 004479 004480 004481 004482 004483 004484 004485 004486 004487 004488 004489 004490 004491 004492 004493 004494 004495 004496 004497 004498 004499 004500 004501 004502 004503 004504 004505 004506 004507 004508 004509 004510 004511 004512 004513 004514 004515 004516 004517 004518 004519 004520 004521 004522 004523 004524 004525 004526 004527 004528 004529 004530 004531 004532 004533 004534 004535 004536 004537 004538 004539 004540 004541 004542 004543 004544 004545 004546 004547 004548 004549 004550 004551 004552 004553 004554 004555 004556 004557 004558 004559 004560 004561 004562 004563 004564 004565 004566 004567 004568 004569 004570 004571 004572 004573 004574 004575 004576 004577 004578 004579 004580 004581 004582 004583 004584 004585 004586 004587 004588 004589 004590 004591 004592 004593 004594 004595 004596 004597 004598 004599 004600 004601 004602 004603 004604 004605 004606 004607 004608 004609 004610 004611 004612 004613 004614 004615 004616 004617 004618 004619 004620 004621 004622 004623 004624 004625 004626 004627 004628 004629 004630 004631 004632 004633 004634 004635 004636 004637 004638 004639 004640 004641 004642 004643 004644 004645 004646 004647 004648 004649 004650 004651 004652 004653 004654 004655 004656 004657 004658 004659 004660 004661 004662 004663 004664 004665 004666 004667 004668 004669 004670 004671 004672 004673 004674 004675 004676 004677 004678 004679 004680 004681 004682 004683 004684 004685 004686 004687 004688 004689 004690 004691 004692 004693 004694 004695 004696 004697 004698 004699 004700 004701 004702 004703 004704 004705 004706 004707 004708 004709 004710 004711 004712 004713 004714 004715 004716 004717 004718 004719 004720 004721 004722 004723 004724 004725 004726 004727 004728 004729 004730 004731 004732 004733 004734 004735 004736 004737 004738 004739 004740 004741 004742 004743 004744 004745 004746 004747 004748 004749 004750 004751 004752 004753 004754 004755 004756 004757 004758 004759 004760 004761 004762 004763 004764 004765 004766 004767 004768 004769 004770 004771 004772 004773 004774 004775 004776 004777 004778 004779 004780 004781 004782 004783 004784 004785 004786 004787 004788 004789 004790 004791 004792 004793 004794 004795 004796 004797 004798 004799 004800 004801 004802 004803 004804 004805 004806 004807 004808 004809 004810 004811 004812 004813 004814 004815 004816 004817 004818 004819 004820 004821 004822 004823 004824 004825 004826 004827 004828 004829 004830 004831 004832 004833 004834 004835 004836 004837 004838 004839 004840 004841 004842 004843 004844 004845 004846 004847 004848 004849 004850 004851 004852 004853 004854 004855 004856 004857 004858 004859 004860 004861 004862 004863 004864 004865 004866 004867 004868 004869 004870 004871 004872 004873 004874 004875 004876 004877 004878 004879 004880 004881 004882 004883 004884 004885 004886 004887 004888 004889 004890 004891 004892 004893 004894 004895 004896 004897 004898 004899 004900 004901 004902 004903 004904 004905 004906 004907 004908 004909 004910 004911 004912 004913 004914 004915 004916 004917 004918 004919 004920 004921 004922 004923 004924 004925 004926 004927 004928 004929 004930 004931 004932 004933 004934 004935 004936 004937 004938 004939 004940 004941 004942 004943 004944 004945 004946 004947 004948 004949 004950 004951 004952 004953 004954 004955 004956 004957 004958 004959 004960 004961 004962 004963 004964 004965 004966 004967 004968 004969 004970 004971 004972 004973 004974 004975 004976 004977 004978 004979 004980 004981 004982 004983 004984 004985 004986 004987 004988 004989 004990 004991 004992 004993 004994 004995 004996 004997 004998 004999 005000

one semiconductor device is completed.

Since a plurality of semiconductor devices are usually formed on a wafer, the operations of steps ST3 to ST11 should be performed per semiconductor device.

#### <A-3. Resulting Effects>

5 According to the failure analysis method of the first preferred embodiment as described, a plurality of compressed FBMs having different compression areas are prepared as compression conditions, and fail shapes are judged based on their respective fail rates. This enables to distinguish more kinds of fail shapes and increase the classifying accuracy of fail shapes, as compared to the case that fail shapes are judged  
10 only by the fail rate of the compressed FBM prepared under a single compression condition.

#### <B. Second Preferred Embodiment>

Fig. 8 is a flow chart illustrating a failure analysis method according to a second preferred embodiment. Fig. 9 is a diagram illustrating one example of fail shape  
15 recognition rules for executing the failure analysis method of this embodiment.

#### <B-1. Recognition Rule>

An inferior shape recognition rule will be described by referring to Fig. 9.

In Fig. 9, items 26 and 27 are items for setting compression conditions. This embodiment illustrates the case of changing a compression threshold that is one of the  
20 compression conditions. Only one compression area of  $8 \times 8$  bits is set at item 26, whereas two compression thresholds of FBM-A (1 bit) and FBM-B (5 bits) are set at item 27.

As used herein, the term "compression threshold" means an index value to determine whether a predetermined compression area (pixel) is a pass pixel or fail pixel,  
25 and it is set as the number of fail bits existing in the predetermined compression area.

00748228-122700

For instance, in the event that the compression threshold is 1 bit, if one ore more fail bits are present in the compression area, it becomes a fail pixel.

Similar reference numerals have been used in the same items as the fail shape recognition rule for executing the failure analysis method in the first preferred  
5 embodiment described by referring to Fig. 3. The contents of their respective items are as follows:

At item 14 (the name of an inferior recognition object), "inferior line" is set. Referring to Fig. 8, "inferior line" will be described by way of example.

At item 15 (the name of a compressed FBM to be scanned), "FBM-A" is  
10 selected.

At item 16 (the recognition sequence of inferior recognition objects), it is so set that "inferior line" is recognized first.

At item 17 (the fail size of an inferior recognition object), " $8 \times 32$  bits" (which means a matrix with 8 rows and 32 columns) is set.

At item 18 (fail rate), it is set so as to judge "fail" when the fail rate is 100 %.  
15

At item 19 (whether or not an inferior recognition object is adjacent), it is so set that no adjacent inferior recognition objects are present.

At item 20 (scan size), " $8 \times 32$  bits" is set.

At item 21 (fail shape judgement rule), whether or not "inferior line  
20 (NORMAL)" is to be recognized is judged based on the fail rate normalized with use of the compression threshold of FBM-B.

For instance, it is judged "inferior line" when the fail rate thus obtained is in the range of 0.75 to 1.25, and judged "not recognize" when it is in the range of 0 to 0.5.

#### <B-2. Analysis Operation>

25 Failure analysis operation will be described by using Fig. 8, and referring to Fig.

004227 8228469

9 and Figs. 10A, 10B, ... 12A and 12B. Figs. 10A and 10B are diagrams illustrating original FBMs which are prepared by mapping the data about the positions of the fail memory cells detected by the LSI tester 1 shown in Fig. 1, into a region that is divided by  $x \times y = 32 \text{ bits} \times 32 \text{ bits}$ . That is, Figs. 10A and 10B show two different inferior patterns, as original FBMs 28A and FBM28B, respectively.

The original FBM 28A of Fig. 10A is in such a pattern that a single fail bit line FBL composed of a series of fail bits aligned in y-direction is present in the vicinity of the left end as viewed in Fig. 10A.

The original FBM 28B of Fig. 10B is in such a pattern that only the left side as viewed in the figure is dotted with fail bits FB.

Analysis operation of the data about the original FBMs 28A and 28B will be described hereafter.

Referring to Fig. 8, when a fail shape recognition is started, the recognition rule shown in Fig. 9, which is set depending on the type of a semiconductor device, is read first (step ST21).

Subsequently, the original FBMs 28A and 28B shown in Figs. 10A and 10B are respectively compressed based on the numerical values of compression areas set at item 26 (compression area) in the recognition rule. Hereat, by using, as an index, a plurality of compression thresholds set at item 27, a plurality of compressed FBMs are prepared (step ST22).

Figs. 11A and 11B show compressed FBMs 29A and 29B, which are prepared by compressing the original FBMs 28A and 28B by the compression area ( $8 \times 8 \text{ bits}$ ) set at item 26, based on the compression thresholds of FBM-A set at item 27, respectively.

When the original FBMs 28A and 28B of Figs. 10A and 10B are compressed into the area of  $8 \times 8 \text{ bits}$  (64 bits), both are divided into a  $4 \times 4$  pixel matrix. When

these are judged by the compression threshold of FBM-A (1 bit), the entire leftmost line of the pixel matrix becomes a fail pixel FPL. When the fail pixels are blackened, the leftmost line is blackened as shown in Figs. 11A and 11B.

Figs. 12A and 12B show compressed FBMs 30A and 30B, which are prepared  
5 by compressing the original FBMs 28A and 28B with the compression area ( $8 \times 8$  bits) set at item 26, based on the compression threshold of FBM-B set at item 27, respectively.

When the original FBMs 28A and 28B of Figs. 10A and 10B are compressed  
into the area of  $8 \times 8$  bits (64 bits), both are divided into a  $4 \times 4$  pixel matrix, and compressed by the compression threshold of FBM-B (5 bits). As a result, as to the  
10 original FBM 28B in Fig. 10B, all the pixel matrixes become a pass pixel PP, as shown in Fig. 12B, because there exist no pixels having two or more fail bits.

Subsequently, based on the setting at item 16 (the recognition sequence of inferior recognition objects) in the recognition rule, inferior line (A-Line-Fail) is selected first, as an inferior recognition object (step ST23).

15 The compressed FBMs 29A and 29B that have been judged by the compression threshold of FBM-A are selected based on the setting at item 15 (the name of a compressed FBM to be scanned) in the recognition rule. Then, based on the setting at item 17 (the fail size), a  $8 \times 32$  bit region is selected from the regions of the compressed FBMs 29A and 29B (step ST24).

20 Subsequently, the fail rate in the region selected at step ST24 is calculated (step ST25).

In the compressed FBMs 29A and 29B shown in Figs. 11A and 11B, the number of fail pixels is 4, and the number of pixels that corresponds to the fail size set at item 17 ( $8 \times 32$  bits) is also 4, thereby the fail rate is 100 %.

25 The fail pixel in the region selected at step ST24 is judged based on the

09746228.122700

5 next step ST27. If not satisfied, it goes to step ST29 (step ST26).

10 bits that corresponds to the fail pixel region, it goes to step ST27.

is calculated and normalized by the fail rate obtained at step ST25.

15 and the number of pixels that corresponds to the fail size set at item 17 ( $8 \times 32$  bits) is also 4, thereby the fail rate is 100 %. Normalization with the fail rate (100 %) of the compressed FBM 29A obtained at step ST25, results in 1.

20 FBM 29B, results in zero.

rerecognized (specified), or distinguished (step ST28).

25 Specifically, as to the original FBM 28A shown in Fig. 10A, when compressed

with the compression threshold of FBM-B, the normalized fail rate is 1. Therefore, based on the judgement rule using the normalized fail rate of FBM-B, at item 21, the original FBM 28A is rerecognized (specified), or distinguished as "inferior line (NORMAL)."

5           As to the original FBM 28B shown in Fig. 10B, when compressed with the compression threshold of FBM-B, the normalized fail rate is zero. Therefore, it is judged "not recognize (NOT RECOGNIZE)"

          The operations of the following steps ST29 to ST33 are the same as the operations of steps ST9 to ST13 in the first preferred embodiment (see Fig. 2), and  
10       therefore its description is omitted.

#### <B-3. Resulting Effects>

          According to the failure analysis method of the second preferred embodiment as described, a plurality of compressed FBMs having different compression thresholds are prepared as compression conditions, and fail shapes are judged based on their respective  
15       fail rates. This permits recognition taking the density of failure into consideration, and also enables to reduce incorrect recognition of fail shapes and increase the classifying accuracy of fail shapes, as compared to the case that fail shapes are judged only by the fail rate of the compressed FBM prepared under a single compression condition.

#### <C. Third Preferred Embodiment>

20           The forgoing failure analysis methods for distinguishing fail shapes are carried out by using a plurality of compressed FBMs. These FBMs are prepared by changing the compression area size in the first preferred embodiment, whereas they are formed by changing the compression threshold with the same compression area in the second preferred embodiment. On the other hand, a third preferred embodiment is directed to a  
25       failure analysis method in the case that the compression area size and compression

09748228.122700



threshold are both changeable.

Fig. 13 is a flow chart illustrating the failure analysis method according to the third preferred embodiment. Fig. 14 is a diagram illustrating one example of fail shape recognition rules for executing the failure analysis method of this embodiment.

#### 5 <C-1. Recognition Rule>

An inferior shape recognition rule will be described by referring to Fig. 14.

This rule comprises the same settings as in the recognition rule in the first preferred embodiment described by referring to Fig. 3, except that item 13 in Fig. 3 is replaced with item 31 at which various combinations of a compression area and  
10 compression threshold are set.

Specifically, this embodiment employs various combinations of a compression area and compression threshold, as compression conditions. There are set the following four combinations: FBM-A (a compression area of  $8 \times 8$  bits, and compression threshold of 1 bit), FBM-B (a compression area of  $1 \times 32$  bits, and compression threshold of 1 bit),  
15 FBM-C (a compression area of  $32 \times 1$  bits, and compression threshold of 1 bit), and FBM-D (a compression area of  $8 \times 8$  bits, and compression threshold of 8 bits).

Item 21 is an item for setting the fail shape judgement rule based on the normalized fail rates about other compressed FBMs which are compressed by other than a compressed FBM to be scanned, i.e., the compression area and compression threshold of  
20 FBM-A. "Inferior block (NORMAL)" is to be judged by the fail rates normalized when compressed with the respective compression areas and compression thresholds of FBM-B to FBM-D.

When any of the normalized fail rates thus obtained is in the range of 0.75 to 1.25, it is judged "inferior block."

25 It is so judged as not to make no failure recognition, depending on the fail rate

normalized by using the compression threshold of FBM-D.

When this normalized fail rate is in the range of 0 to 0.5, it is so judged as not to recognize any inferior.

Recognition rule for determining either "inferior line (X-line) aligned in x-direction, or "inferior line (Y-line) aligned in y-direction," is the same as that in the first preferred embodiment.

The setting contents of other items 14 to 20 are the same as in the first preferred embodiment.

#### <C-2. Analysis Operation>

10 The failure analysis operations of steps ST41 to ST53 in the flow chart of Fig. 13, are the same as in steps ST1 to ST13 in the flow chart of Fig. 2, except that at step ST42, the original FBMs are compressed based on the numerical values of various combinations of a compression area and compression threshold, set at item 31 (compression area), and that the fail shape judgment rule used for the inferior  
15 rerecognition at step ST48 is complicated by adding the compression threshold of FBM-D.

Referring to the fail shape recognition rule shown in Fig. 14, the compression area of FBM-D is set to  $8 \times 8$  bits, and its compression threshold is set to 8 bits. This is one example of various combinations of a compression area and compression threshold,  
20 and aims to indicate that the number of distinguishable fail shape types can be increased by employing different compression conditions from that of FBM-A to FBM-C. For instance, such a fail shape that is undistinguishable under the compression conditions of FBM-A to FBM-C, can be distinguished by employing one which supplements the above conditions.

#### 25 <C-3. Resulting Effects>

According to the failure analysis method of the third preferred embodiment as described, a plurality of compressed FBMs having different compression areas and different compression thresholds are prepared as compression conditions, and fail shapes are judged based on their respective fail rates. This enables to distinguish more kinds of fail shapes and increase the classifying accuracy of fail shapes, as compared to the case of employing only a compression area or compression threshold as a compression condition.

#### <D. Fourth Preferred Embodiment>

##### <D-1. Operation of Deriving Compression Thresholds>

In the second and third preferred embodiments, descriptions have been made of the case that the original FBMs are compressed by using a compression threshold. The compression threshold should be set to a suitable value depending on the inferior pattern shape. Preset compression thresholds are used in these embodiments. In a fourth preferred embodiment a method of automatically obtaining a suitable compression threshold based on the inferior pattern shape, will be described by referring to Figs. 15A, 15B, 16, 17A, 17B, and 18.

Figs. 15A and 15B are diagrams illustrating original FBMs which are prepared by mapping the data about the positions of the fail memory cells detected by the LSI tester 1 shown in Fig. 1, into a region that is divided by  $x \times y = 32 \text{ bits} \times 32 \text{ bits}$ . Specifically, Figs. 15A and 15B show two different inferior patterns as FBMs 32A and 32B, respectively.

The original FBM 32A shown in Fig. 15A is in such a pattern that a fail bit line FBL composed of a series of fail bits aligned in y-direction is present in the vicinity of the left end as viewed in Fig. 15A.

The original FBM 32B shown in Fig. 15B is in such a pattern that only the left side as viewed in the figure is dotted with fail bits FB.

Description will now be made of a method of automatically obtaining compression thresholds based on the data of these original FBMs 32A and 32B, according to the flow chart shown in Fig. 16.

At step ST61, the original FBMs 32A and 32B are compressed based on a  
 5 predetermined compression area, and its value is, for example,  $8 \times 8$  bits, which is set at item 26 (compression area) in the recognition rule of the second preferred embodiment as described by referring to Fig. 9.

When the original FBMs 32A and 32B shown in Figs. 15A and 15B are compressed into the area of  $8 \times 8$  bits (64 bits), both are divided into a  $4 \times 4$  pixel matrix.

10 Subsequently, the number of fail bits per pixel (compression area) is calculated (step ST62). Tables of the number of fail bits per pixel are given in Figs. 17A and 17B, respectively.

In Fig. 17A, eight fail bits are respectively contained in four pixels of the leftmost column as viewed in the figure, but no fail bits are contained in other pixels.

15 In Fig. 17B, one fail bit is respectively contained in the first to third pixels from above, and two fail bits are contained in the lowermost pixel, in the leftmost column as viewed in the figure, and no fail bits are contained in other pixels.

Subsequently, based on the number of fail bits per pixel, calculated at step ST62, the characteristic of existence of the fail bits per pixel is obtained (step ST63).

20 The concept of this operation can be explained graphically by using the number of fail bits per pixel to enter its horizontal axis, and the number of pixels to enter its vertical axis, as shown in Fig. 18.

Referring to Fig. 18, the number of pixels that contain one fail bit is 3, the number of pixels that contain two fail bits is 1, and the number of pixels that contain  
 25 eight fail bits is 4. This shows that the first abundant is the pixels containing eight fail

00448228 122700  
 00448228 122700

bits, and the second abundant is the pixels containing one fail bit.

From this graph, assuming that the characteristic of existence of fail bits is approximated by quadratic curve in which the minimum number of pixels is set at zero, compression thresholds are calculated from the minimum value of the characteristic of existence of fail bits (step ST64).

Specifically, the count of pixels is started when the number of fail bits is 1, and the number of fail bits (the value on the horizontal axis) when the number of pixels first reaches zero, i.e., the minimum value, is derived automatically as a compression threshold. Note that the compression threshold thus obtained is 3 bits in this embodiment.

The operation of deriving compression thresholds as described above may be executed, for example, in making the recognition rule shown in Fig. 9. The calculated compression threshold can be used as the compression threshold of FBM-B, in setting compression thresholds at item 27.

#### 15 <D-2. Resulting Effects>

Thus, a threshold value capable of ignoring any inferior bits occurred at random, can be obtained by calculating compression thresholds from the characteristic of existence of fail bits contained in a pixel.

In the event of "inferior block" or "inferior line," the probability that a plurality of fail bits are present in one pixel will increase. In the event of inferior bit occurred at random, the above-mentioned probability will decrease. Therefore, with the method of this preferred embodiment having a high possibility that compression thresholds will be greater than 1, no recognition is made for inferior bits occurred at random, and it is thus possible to obtain automatically compression thresholds suitable for the failure analysis method for recognizing only "inferior block" and "inferior line."

**<E. Embodiments of Failure Analysis Method>**

For the foregoing failure analysis methods of the present invention to be realized, for example, a computer system as shown in Fig. 19 may be utilized.

The EWS for data analysis 2 shown in Fig. 1 is configured by the computer  
5 system shown in Fig. 19.

In Fig. 19, the EWS for data analysis 2 comprises a computer body 101, display unit 102, magnetic tape unit 103 into which a magnetic tape 104 is fit, key board 105, mouse 106, CD-ROM unit 107 into which a CD-ROM (Compact DISC-READ ONLY MEMORY) 108 is fit, and communication modem 109. Needless to say, it may be so  
10 constructed as to use a recording medium other than magnetic tapes or CD-ROMs.

The failure analysis methods according to the present invention as described by referring to Figs. 2, 8 or 13, can be realized by executing a computer program on computer. In this case, the program is supplied by a recording medium such as the magnetic tape 104 or CD-ROM 108. Also, the program can be propagated in the form  
15 of signals on a communication channel, and then downloaded to a recording medium.

A program that realizes the failure analysis method of the invention (hereinafter referred to as "failure analysis program") is executed on the computer body 101, and the operator performs the failure analysis by operating the keyboard 105 or mouse 106, while watching the display unit 102. The failure analysis program may be supplied via the  
20 communication modem 109 to the computer body 101, from other computer via a communication line.

Fig. 20 is a block diagram illustrating the configuration of the computer system shown in Fig. 19. The computer body 101 shown in Fig. 19 has a CPU (CENTRAL PROCESSING UNIT) 200, ROM (READ ONLY MEMORY) 201, RAM (RANDOM  
25 ACCESS MEMORY) 202, and a hard disk 203.

The CPU 200 performs processing by inputting/outputting data among the display unit 102, magnetic tape unit 103, keyboard 105, mouse 106, CD-ROM unit 107, communication modem 109, ROM 201, RAM 202, and hard disk 203.

By the CPU 200, the failure analysis program recorded in a recording medium,  
 5 such as the magnetic tape 104 or CD-ROM 108, is stored temporally in the hard disk 203. By the CPU 200, the failure analysis program is loaded from the hard disk 203 to the RAM 202, and executed the program for performing the failure analysis.

It should be understood that the foregoing computer system is described by way of example, and one could use any other means which can execute the failure analysis  
 10 program.

In addition, by the above-mentioned computer system, it is, of course, able to realize the program for deriving compression thresholds which is described as the fourth preferred embodiment by referring to the flow chart of Fig. 16.

#### **<F. Fifth Preferred Embodiment>**

##### **15 <F-1. Example of Failure Groups Classified>**

Fig. 21 shows an original FBM 50 including failure groups classified by applying a fifth embodiment of the failure analysis method according to the invention.

The original FBM 50 is an original FBM of a semiconductor wafer 512 in which 28 semiconductor devices 511 each having the number of memory cells ( $x \times y$ )  
 20 of 32 bits  $\times$  16 bits (= total 512 bits) are formed. In the following description, the semiconductor devices 511 may be described by being designated by reference numerals 5111 to 5113 and 5115 to 5118 so as to be discriminated from each other for convenience.

In Fig. 21, fail memory cells, that is, fail bits FB are blackened. Fail bits exist  
 25 in an upper left area 513 and an area 514 on the right side in the drawing.

00748228-122700

The density of fail bits (hereinbelow, called failure density) in the area 513 is high, and that in the area 514 is low.

Fig. 22 shows the details of the area 513. As shown in Fig. 22, the fail bits FB occur in the entire area of a semiconductor device 5111 at the left corner and around  
5 borders in semiconductor devices 5112 and 5113 adjacent to the semiconductor device 5111.

#### <F-2. Analyzing Operation>

By using the flow chart shown in Fig. 23, with reference to Figs. 21, 22, and 24 to 27, a failure analyzing operation of the fifth embodiment will now be described.

004227" 02284260  
10 First, at step ST71, initial setting is read. As initial setting, it is assumed that the size of a compressed area is  $8 \times 8$  bits, adjacent pixel determining distance is one pixel, the number of FBMs to be generated is two, a compression threshold of a compressing condition FBM-1 for specifying one of the FBMs is four bits, and a compression threshold of a compressing condition FBM-2 for specifying the other FBM-  
15 2 is one bit.

The adjacent pixel determining distance is a parameter for defining that a fail pixel existing within a predetermined distance (which is specified by the number of pixel cells) from a specific fail pixel belongs to the same group. In this case, it is assumed that fail pixels existing in one pixel belong to the same group.

20 Any fail pixel can be used as the specific fail pixel. First, any fail pixel is selected, whether or not there is a fail pixel within a adjacent pixel determining distance around the selected fail pixel as a center is examined, and a adjacent pixel determining process is repeated by using any of the examined fail pixels as a center, thereby grouping fail pixels.

25 At step ST72, "1" is set as a variable (n). The variable (n) is a numerical value



incremented each time a series of processes of steps ST73 to ST75 are repeated. The variable (n) is incremented until it reaches the number of FBMs to be generated, which is set at step ST71.

By setting the variable (n) to "1", compression based on the compression condition FBM-1 is performed. At step ST73, the original FBM 50 shown in Fig. 21 is divided into compressed areas (each consisting of  $8 \times 8$  bits) set at step ST71, and compression is performed on the basis of the set compression threshold (four bits) in the compression condition FBM-1, thereby generating a compressed FBM 51.

Fig. 24 shows the compressed FBM 51. When the original FBM 50 shown in Figs. 21 and 22 is compressed into areas each consisting of 8 bits in the x-direction and 8 bits in the y-direction and failure detection is performed every four bits of the compression threshold, although fail pixels (which are hatched) exist densely in an area 513A, no fail pixel exists in an area 514A. The areas 513A and 514A are areas on the compressed FBM corresponding to the areas 513 and 514 in Fig. 21.

It denotes that less than four bits exist in each of all the pixels in the area 514A, and all the pixels are determined as pass pixels.

Referring again to Fig. 23, at step ST74, by grouping and extracting adjacent fail pixels existing within the adjacent fail pixel determining distance (one pixel) in the compressed FBM 51 as a group of level 1. In this case, all of fail pixels in the area 513A are extracted as the group of level 1.

The level 1 denotes the result of performing the process by using the variable (n) of 1 set at step ST72.

The fail bits in the group extracted at step ST74 are eliminated from the original FBM (step ST75). In this case, the fail bits in the area 513 are eliminated from the original FBM 50 and a processed original FBM 50A shown in Fig. 25 is obtained.

09748228-122700

In Fig. 25, the fail bits are eliminated from the area 513B and the fail bits FB exist only in the area 514B. The areas 513B and 514B are the areas in the processed original FBM corresponding to the areas 513 and 514 in Fig. 21.

After the series of grouping processes at steps ST73 to ST75 are finished,  
5 whether the variable (n) has reached "2" as the number of FBMs generated or not is checked at step ST76.

Since the number of FBMs generated does not reach "2", "1" is added to the variable (n) at step ST78, and process at step ST73 and subsequent steps are repeated.

Fig. 26 shows the details of the area 514B in Fig. 25. As shown in Fig. 26, the  
10 fail bits FB occur sparsely in a semiconductor device 5115 and semiconductor devices 5116, 5117, and 5118 adjacent to the semiconductor device 5115.

By setting the variable (n) to 2, compression based on the compression condition FBM-2 is performed. At step ST73, the processed original FBM 50A shown in Fig. 25 is divided into the compression areas (each consisting of  $8 \times 8$  bits) set at step  
15 ST71, compression is made on the basis of the set compression threshold (one bit) of the compression condition FBM-2, thereby generating a compressed FBM 52.

Fig. 27 shows the compressed FBM 52. When the processed original FBM 50A shown in Fig. 25 is compressed to the areas each consisting of 8 bits in the x-direction and 8 bits in the y-direction, and failure detection is performed every bit of the  
20 compression threshold, fail pixels (which are hatched) exist densely in an area 514C. Since the fail bits have been eliminated in the area 513C in the processed original FBM 50A, no fail pixel exists. The areas 513C and 514C are areas on the compressed FBM corresponding to the areas 513 and 514 in Fig. 21.

Referring again to Fig. 23, at step ST74, adjacent fail pixels existing within the  
25 adjacent fail pixel determining distance (one pixel) in the compressed FBM 52 are

00748228-122700

grouped and extracted as a group of level 2. In this case, all of fail pixels in the area 514C are extracted as the group of level 2.

The level 2 denotes the result of performing the process by using the variable of 2 set at step ST72.

5           The fail bits in the group extracted at step ST74 are eliminated from the original FBM (step ST75). In this case, the fail bits in the area 514C are eliminated from the processed original FBM 50A, so that there is no fail bit on the FBM.

10           After the series of grouping processes at steps ST73 to ST75 are finished, whether the variable (n) reaches "2" as the number of FBMs generated or not is checked at step ST76.

          Since the variable (n) is 2 and reaches 2 as the number of FBMs generated, the program advances to step ST77. At step ST77, fail bit shapes in each of the groups extracted are classified.

15           For the classification of the fail bit shapes in each group, the failure analysis method described in the first to fourth embodiments may be used. Alternately, other general failure analysis methods can be also used.

#### <F-3. Action an Effect>

20           In the failure analysis method of the fifth embodiment as described above, a plurality of compressed FBMs are generated while changing the compression threshold and pixels existing in a predetermined adjacent fail pixel determination distance are dealt as pixels belonging to the same group, thereby enabling areas having different fail pixel densities to be grouped as different groups. After the areas are grouped, the fail bit shapes are classified on the group unit basis, so that the cause of the failure can be effectively specified.

25           That is, when failures occur densely, local concentrated occurrence of foreign

002221 9228460

matters are considered as a cause. Since the cause varies according to the failure density, the areas of different failure densities are grouped as different groups, and the fail bit shapes are classified, thereby enabling the cause of failure to be specified more accurately.

5 **<G. Sixth Preferred Embodiment>**

<G-1. Example of failure groups to be classified>

Fig. 28 shows an original FBM 60 including failure groups classified by applying a sixth embodiment of a failure analysis method according to the invention.

004221" 82281450  
10 The basic configuration of the original FBM 60 is the same as that of the original FBM 50 shown in Fig. 21. The same configurations are designated by the same reference numerals and repeated description will be omitted here.

In the following description, the semiconductor devices 511 may be described by being designated by reference numerals 5111 to 5116 so as to be discriminated from each other for convenience.

15 In Fig. 28, fail memory cells, that is, fail bits FB are blackened. Fail bits exist in an upper left area 517 in the drawing. The area 517 has a distribution in fail bit density.

Fig. 29 specifically shows the area 517. As shown in Fig. 29, the fail bits FB occur in the semiconductor device 5111 at the left corner and in the semiconductor devices 5112 to 5116 adjacent to the semiconductor device 5111. The fail bit density is relatively high in the semiconductor device 5111 and around the borders of the semiconductor devices 5112 and 5113 adjacent to the semiconductor device 5111. The fail bit density decreases with distance from the semiconductor device 5111.

<G-2. Analyzing Operation>

25 By using the flow chart shown in Fig. 30, with reference to Figs. 28, 29, and 31

to 33, a failure analyzing operation of the sixth embodiment will now be described.

Processes at steps ST81 to ST84 are the same as those at steps ST71 to ST74 described by using Fig. 23, and the repeated description will be omitted here.

After steps ST81 and ST82, at step ST83, the original FBM 60 shown in Fig. 5 29 is divided into compressed areas (each consisting of  $8 \times 8$  bits) set at step ST81, and compression is performed on the basis of the set compression threshold (four bits) in the compression condition FBM-1, thereby generating a compressed FBM 61.

Fig. 31 shows the compressed FBM 61. When the original FBM 60 shown in Figs. 28 and 29 is compressed into areas each consisting of 8 bits in the x-direction and 8 10 bits in the y-direction and failure detection is performed every four bits of the compression threshold, although fail pixels (which are hatched) exist densely in the semiconductor device 5111 and around the borders in the semiconductor devices 5112 and 5113 adjacent to the semiconductor device 5111, no fail pixel exists in the other semiconductor devices 5112 to 5116. The area 517A is an area on the compressed FBM 15 corresponding to the area 517 in Fig. 28.

Each of the hatched portions in the area 517A denotes an area having a relatively high failure density in which fail bits of four or more bits exist per pixel. In the other areas, fail bits less than four bits per pixel exist, and the failure density is low.

Referring again to Fig. 30, at step ST84, adjacent fail pixels existing within the 20 adjacent fail pixel determining distance (one pixel) in the compressed FBM 61 are grouped and extracted as a group of level 1. In this case, all of fail pixels in the area 517A are extracted as the group of level 1.

After the series of grouping processes at steps ST83 and ST84 are finished, at step ST85, whether the variable (n) reaches "2" as the number of FBMs generated or not 25 is checked.

09748228-122700

Since the number of FBMs generated does not reach "2", "1" is added to the variable (n) at step ST88, and processes at step ST83 and subsequent steps are repeated.

By setting the variable (n) to 2, compression based on the compression condition FBM-2 is performed. At step ST83, the processed original FBM 60 shown in  
 5 Figs. 28 and 29 is divided into the compressed areas (each consisting of  $8 \times 8$  bits) set at step ST81, and compression is made on the basis of the set compression threshold (one bit) of the compression condition FBM-2, thereby generating a compressed FBM 62.

Fig. 32 shows the compressed FBM 62. When the processed original FBM 60 shown in Figs. 28 and 29 is divided into the areas each consisting of 8 bits in the x-  
 10 direction and 8 bits in the y-direction, and failure detection is performed every bit of the compression threshold, fail pixels (which are hatched) exist densely in the semiconductor device 5111 and the semiconductor devices 5112 to 5116 adjacent to the semiconductor device 5111. The area 517B is an area on the compressed FBM corresponding to the area 517 in Fig. 28.

15 Referring again to Fig. 30, at step ST84, adjacent fail pixels existing within the adjacent fail pixel determining distance (one pixel) in the compressed FBM 62 are grouped and extracted as a group of level 2. In this case, all of fail pixels in the area 517B are extracted as the group of level 2.

After the series of grouping processes at steps ST83 and ST84 are finished, at  
 20 step ST85, whether the variable (n) reaches "2" as the number of FBMs generated or not is checked.

Since the variable (n) is 2 and reaches 2 as the number of FBMs generated, the program advances to step ST86 where the involvement relation is checked every extracted groups of the level, and an involved group is associated with an involving group.  
 25 In this case, the group of fail pixels of level 1 in the area 517A is involved in the group of

00422T 0228460

fail pixels of level 2 in the area 517B, and the area 517A is associated as a part of the area 517B.

The involvement relation among groups is checked as follows. Formation areas of fail pixels constructing each group on the compressed fail bit map, in this case, x and y coordinates of the group of fail pixels of level 1 hatched in Fig. 31 and those of the group of fail pixels of level 2 hatched in Fig. 32 are compared with each other, thereby specifying the relation between the involving group and the involved group.

For example, when the group of fail pixels of level 1 extends from 0 to 20 in the x coordinate and from 0 to 20 in the y coordinate, and the group of fail pixels of level 2 extends from 0 to 30 in the x coordinate and from 0 to 30 in the y coordinate, it is determined that the group of fail pixels of level 1 is involved in the group of fail pixels of level 2.

By classifying the shapes of fail bits in each of the extracted groups at step ST87, the result of classification of the fail bit shapes as shown in Fig. 33 is obtained.

Fig. 33 shows the result of the classification of the fail bit shapes outputted as a system diagram so as to clarify the involvement relations. The group of level 1 is included in the group of level 2 and, as other failures, inferior bits A to D are also included. It is shown that inferior bits E to J are included in the group of level 1.

Each of the inferior bits A to J is only an example of adopting, for convenience, a part of inferior bits obtained by analyzing the shape of fail bits in the original FBM 60 shown in Figs. 28 and 29. Obviously, an inferior block and an inferior line can be also adopted by analyzing the shape of fail bits.

For classification of the fail bit shape in each group, the failure analysis methods described in the first to fourth embodiments may be also used or a general failure analysis method can be also used.

### <G-3. Action and Effect>

In the failure analysis method of the sixth embodiment as described above, a plurality of compressed FBMs are generated while changing the compression threshold and pixels existing in a predetermined adjacent fail pixel determination distance are dealt  
5 as pixels belonging to the same group, thereby enabling areas having different failure densities to be grouped as different groups. After the areas are grouped, the involvement relation among groups is checked and the fail bit shapes are classified on the group unit basis, thereby enabling the cause of the failure to be effectively specified.

That is, when failures occur densely, for example, concentrated occurrence of  
10 local foreign matters is considered as a cause. Since the cause varies according to the failure density, the areas of different failure densities are grouped as different groups, and the fail bit shapes are classified, thereby enabling the cause of failure to be specified more accurately. By checking the involvement relation, the fail bit density distribution can be known, so that an effective source for determining the cause of the failure can be  
15 obtained.

### <H. Seventh Preferred Embodiment>

#### <H-1. Example of Failure Groups Classified>

Fig. 34 shows an original FBM 70 including failure groups classified by applying a seventh embodiment of a failure analysis method according to the invention.

20 The basic configuration of the original FBM 70 is the same as that of the original FBM 50 shown in Fig. 21. The same configurations are designated by the same reference numerals and repeated description will be omitted here.

In the following description, the semiconductor devices 511 may be described by being designated by reference numerals 5111 to 5117 so as to be discriminated from  
25 each other for convenience.



In Fig. 34, inferior lines (X-Lines) extending in the x-direction exist in an upper left area 521 in the drawing and inferior lines (Y-Lines) extending in the y-direction exist in an area 522 on the right side. The inferior lines are blackened.

Fig. 35 specifically shows the area 521. As shown in Fig. 35, a fail bit line FBL in which fail bits are lined in the y-direction occurs in the entire area of the semiconductor device 5111 at the left corner and around the border in the semiconductor device 5112 adjacent to the semiconductor device 5111.

Fig. 36 specifically shows the area 522. As shown in Fig. 36, a fail bit line FBL in which fail bits are lined in the x-direction occurs in the entire area of the semiconductor device 5113 and in the semiconductor devices 5114 to 5117 around the semiconductor device 5113.

#### <H-2. Analyzing Operation>

By using the flow chart shown in Figs. 37 and 38, with reference to Figs. 34 to 36 and Figs. 38 to 44, a failure analyzing operation of the seventh embodiment will now be described. Figs. 37 and 38 are connected to each other via reference characters A and B.

First, at step ST91, initial setting is read. As initial setting, it is assumed that adjacent pixel determining distance is one pixel, the number of FBMs to be generated is two, the number of compression times of the compressing condition FBM-1 for specifying one of the FBMs is 2, and the number of compression times of the compressing condition FBM-2 is 2.

The number of compression times denotes the number of performing the compressing process on a single FBM. When the number of compression times is 2, the compressing process is performed twice. Since the compression condition for the first compression and that for the second compression are made different from each other,

total four kinds of compression conditions are set.

The four kinds of compression conditions are as follows. . In the compression condition FBM-1-1, the compression threshold is 6 bits and the size of the compression area is  $1 \times 8$  bits. In the compression condition FBM-1-2, the compression threshold is one pixel and the size of the compression area is  $8 \times 1$  pixels. In the compression condition FBM-2-1, the compression threshold is 12 bits and the size of the compression area is  $16 \times 1$  bits. In the compression condition FBM-2-2, the compression threshold is 1 pixel and the size of the compression area is  $1 \times 8$  pixels.

The compression conditions FBM-1-1 and FBM-1-2 are compression conditions in which the fail shape of the area 521 is considered. The compression conditions FBM-2-1 and FBM-2-2 are compression conditions in which the fail shape of the area 522 is considered.

"1" is set as the variable (n) at step ST92, and "1" is set as the variable (m) at step ST93.

The variable (m) denotes a numerical value incremented one by one each time the process at step ST94 is performed. The variable (m) is incremented up to the number of compression times set at step ST91.

The variable (n) denotes a numerical value incremented one by one each time the processes at steps ST94 to ST96 are performed. The variable (n) is incremented up to the number of generated FBMs set at step ST91.

By setting "1" to each of the variables (n) and (m), the compression under the compression condition FBM-1-1 is performed. At step ST94, the original FBM 70 shown in Figs. 34 to 36 is divided into compression areas (each consisting of  $1 \times 8$  bits) under the compression condition FBM-1-1 set at step ST91, and compression is performed on the basis of the set compression value (6 bits), thereby generating the

compressed FBM 71.

Figs. 39 and 40 show the compressed FBM 71. When the original FBM 70 shown in Figs. 34 to 36 is divided into areas each consisting of 1 bit in the x-direction and 8 bits in the y-direction and the failure detection is performed every 6 bits of the compression threshold, although fail pixels (blackened) exist in the area 521A, no fail pixel exists in the area 522A. The areas 521A and 522A are areas on the compressed FBM corresponding to the areas 521 and 522 in Fig. 34.

Fig. 40 shows the details of the area 521B in Fig. 39. A plurality of fail pixels FPL in stripes exist in the entire area of the semiconductor device 5111 and around the border in the semiconductor device 5112 adjacent to the semiconductor device 5111.

Referring again to Fig. 37, at step ST95, whether the variable (m) reaches 2 as the number of compression times of FBM-1 or not is checked.

Since the number of compression times of the FBM-1 does not reach 2 in this case, "1" is added to the variable (m) at step ST100, and the process at step ST94 is repeated.

By setting the variable (m) to 2, compression under the compression condition FBM-1-2 is performed. At step ST94, the compressed FBM 71 shown in Fig. 39 is divided into the compressed areas (each consisting of  $8 \times 1$  pixels) under the compression condition FBM-1-2 set at step ST91, and compression is further made on the basis of the set compression threshold (one pixel), thereby generating a repeatedly-compressed FBM 72.

Fig. 41 shows the repeatedly-compressed FBM 72. The compressed FBM 71 shown in Fig. 39 is further compressed to areas each consisting of 8 pixels in the x-direction and one pixel in the y-direction, and failure detection is performed every pixel of the compression threshold, in an area 521B, fail pixels (which are hatched) exist

00/22T" 82284/60

densely in the entire area of the semiconductor device 5111 and around the border of the semiconductor device 5112 adjacent to the semiconductor device 5111. Obviously, no fail pixel exists in an area 522B.

The areas 521B and 522B are areas on the compressed FBM corresponding to the areas 521 and 522 in Fig. 34.

Referring again to Fig. 37, at step ST95, whether the variable (m) reaches 2 as the number of compression times of FBM-1 or not is determined.

Since the number of compression times of FBM-1 is 2 in this case, the program advances to step ST96 shown in Fig. 38. At step ST96, adjacent fail pixels existing within the adjacent fail pixel determining distance (one pixel) in the repeatedly compressed FBM 72 are grouped and extracted as a group of level 1 (inferior lines extending in the x-direction).

In this case, all of fail pixels in the area 521B are extracted as the group of level 1.

The level 1 denotes the result of performing the process by using the variable (n) of 1 set at step ST92.

After repeating steps ST94 to ST96 shown in Figs. 37 and 38 and finishing the series of grouping processes, at step ST97, whether or not the variable (n) has reached "2" as the number of generated FBMs is checked.

Since the number of FBMs generated has not reached 2 yet, "1" is added to the variable (n) at step ST101 and the processes at step ST93 and subsequent steps are repeated.

First, by setting 1 as the variable (m) at step ST93, the variable (n) = 2 and the variable (m) = 1 are set, and compression under the compression condition FBM-2-1 is performed.

5 Figs. 42 and 43 show the compressed FBM 73. When the original FBM 70 shown in Fig. 34 is compressed into areas each consisting of 16 bits in the x-direction and 1 bit in the y-direction and failure detection is performed every 12 bits of the compression threshold, although fail pixels (which are blackened) exist in an area 522C, no fail pixel exists in the an area 521C. The areas 521C and 522C are areas on the compressed FBM 73 corresponding to the areas 521 and 522 in Fig. 34.

Referring again to Fig. 37, at step ST95, whether the variable (m) reaches "2" as  
15 the number of compression times of FBM-2 or not is checked.

By setting "2" as the variable (m), compression based under the compression condition FBM-2-2 is performed. At step ST94, the compressed FBM 73 shown in Fig. 42 is divided into the compressed areas (each consisting of  $1 \times 8$  pixels) under the compression condition FBM-2-2 set at step ST91, and compression is further made on the basis of the set compression threshold (one pixel), thereby generating a repeatedly compressed FBM 74.

25 Fig. 44 shows the repeatedly compressed FBM 74. When the compressed

FBM 73 shown in Fig. 42 is further compressed to areas each consisting of 1 pixel in the x-direction and 8 pixels in the y-direction, and failure detection is performed every pixel of the compression threshold, in an area 522D, fail pixels (which are hatched) exist densely in the entire area of the semiconductor device 5113 and in the semiconductor devices 5114 to 5117 around the semiconductor device 5113. Obviously, there is no fail pixel in an area 521D.

The areas 521D and 522D are areas on the compressed FBM corresponding to the areas 521 and 522 in Fig. 34.

Referring again to Fig. 37, at step ST95, whether the variable (m) reaches 2 as the number of compression times of FBM-2 or not is checked.

Since the number of compression times of FBM-2 has reached 2, the program advances to step ST96 shown in Fig. 38. At step ST96, adjacent fail pixels existing within the adjacent fail pixel determining distance (one pixel) in the repeatedly compressed FBM 74 are grouped and extracted as a group of level 1 (inferior lines extending in the y-direction).

In this case, all of fail pixels in the area 522D are extracted as the group of level 2.

Level 2 denotes the result of performing the process with the variable (n) of 2 set at step ST101.

After steps ST94 to ST96 shown in Figs. 37 and 38 are repeated and the series of grouping processes are finished, at step ST97, whether the variable (n) has reached "2" as the number of FBMs generated or not is checked.

Since the variable (n) is 2 which is the number of FBMs generated, the program advances to step ST98 where the involvement relation is checked every group of the extracted level, and an involved group is associated with an involving group.

In this case, since the group of level 1 and the group of level 2 do not have the involvement relation, an associating process is not performed.

At step ST99, the shape of fail bits is classified every extracted group.

For the classification of fail bit shapes on the group unit basis, the failure analysis method described in the first to fourth embodiments may be used. Other  
5 general failure analysis methods can be also used.

### <H-3. Action and Effect>

In the failure analysis method of the seventh embodiment as described above, a plurality of compressed FBMs are generated by repeating the compressing process under  
10 the compression conditions in which the compression threshold and the compression area are varied, and pixels existing in a predetermined adjacent fail pixel determination distance are dealt as pixels belonging to the same group, thereby enabling areas having different fail pixel shapes to be grouped as different groups. After the areas are grouped, the involvement relation among groups is checked and the fail bit shapes are classified on  
15 the group unit basis, thereby enabling the cause of the failure to be effectively specified.

That is, since the cause in the case where a plurality of inferior lines occur in the x-direction and that in the case where a plurality of inferior lines occur in the y-direction are different from each other, the areas of different fail bit shapes can be grouped as different groups and the fail bit shapes are classified, thereby enabling the  
20 cause of a failure to be more accurately specified. By checking the involvement relation, the positional relation of areas of different fail bit shapes can be known, so that an effective source for determining the cause of a failure can be obtained.

### <I. Preferred Eighth Embodiment>

The method of automatically obtaining a proper compression threshold on the  
25 basis of the shape of a fail bit pattern has been described in the fourth embodiment by

using Figs. 15 to 18. Since it is effective also in the fifth and sixth embodiments to obtain the compression threshold by the method, it will be described hereinbelow as the eighth embodiment.

The original FBM 50 shown in Fig. 21 will be described as an example. First,  
 5 the original FBM 50 shown in Fig. 21 is divided into compression areas of predetermined values. The numerical values are, for example,  $8 \times 8$  bits of each compression area set in the initial setting in the fifth embodiment described by using Fig. 30.

Subsequently, the number of fail bits per pixel (compression area) is counted. Fig. 45 shows a list of the number of fail bits in each pixel.

10 Fig. 45 is a graph having the lateral line indicating the number of fail bits included per pixel and the vertical line indicating the number of pixels. The number of pixels each including one fail bit is 20, the number of pixels each including two fail bits is 5, and the number of pixels each including three fail bits is 3. In such a manner, the number of pixels decreases and the number of pixels each including four or five fail bits  
 15 is zero.

After that, the number of pixels increases as follows. The number of pixels each including six fail bits is 1, and the number of pixels each including seven fail bits is 3. From the graph, it is estimated that the fail bit existing characteristic is approximated by a quadratic curve in which the minimum value of the number of pixels is zero.

20 This characteristic is the same as that shown in Fig. 18. In a manner similar to the fourth embodiment, the compression threshold is calculated from the minimum value of the fail bit occurring characteristic. The compression threshold obtained by the method is four bits in this example.

Since the method of automatically obtaining the compression threshold on the  
 25 basis of the data of the original FBM 50 is similar to that in the flow chart of Fig. 16,

09748228.122700



further explanation will be omitted. The action and effect is similar to that of the fourth embodiment.

**<J. Example 1 of Displaying Analysis Result>**

As the failure analysis methods described above in the fifth to seventh  
5 embodiments according to the invention, the methods of grouping areas of different fail  
bit densities or different fail bit shapes as different groups have been described. The  
obtained result may be displayed as shown in Figs. 46 and 47.

Figs. 46 and 47 show processed original FBMs 50B and 50C indicating the fail  
bit groups as groups of levels 1 and 2 in the fifth embodiment, respectively. Areas 513D  
10 and 514D shown in Figs. 46 and 47 are areas on the processed original FBM  
corresponding to the areas 513 and 514 in Fig. 21, respectively.

By extracting and displaying the distribution of a fail bit group from the  
original FBM, the distribution of each fail bit group can be visually easily recognized.

**<K. Example 2 of displaying Analysis Result>**

15 As an example of displaying the result of grouping, the result may be also  
displayed as shown in Figs. 48 and 49.

Figs. 48 and 49 are partial views showing the processed original FBM 50D in  
which failure groups extracted as groups of levels 1 and 2 in the fifth embodiment are  
colored by group (differently hatched in the diagram). Areas 513E and 514E shown in  
20 Figs. 48 and 49 are areas on the processed original FBM corresponding to the areas 513  
and 514 in Fig. 21.

By extracting distributions of failure groups from the original FBM, and  
coloring the failure groups by group, and simultaneously displaying the groups, the  
distributions of the failure groups can be more easily recognized visually. Such a  
25 display method is suitable for displaying failure groups having the involving and involved

004221 8228460

relations described in the fifth embodiment.

**<L. Example 3 of displaying Analysis Result>**

In the failure analysis method described in the fifth to seventh embodiments of the invention, the areas of different fail bit densities or different fail bit shapes are grouped as different groups and the result is displayed as a processed FBM or compressed FBM. As will be described hereinbelow by using Figs. 50 to 52, the areas may be displayed by graphs.

Fig. 50 shows area division 531 on a wafer used to calculate the failure groups. Areas R2 to R6 are provided in concentrical annular-shaped areas around an area R1 in the center of the wafer as a center. It is sufficient to set the length in the radius direction in each of the areas R1 to R6 as appropriate.

Fig. 51 is a graph showing the result of conducting the failure analysis described in the fifth to seventh embodiments on a plurality of wafers. The position of each of fail bits in the failure group extracted as a group of level 1 is shown in correspondence with the area division 531 shown in Fig. 50.

That is, Fig. 51 is a graph showing the number of existing fail bits constructing a failure group extracted as the group of level 1, in each of the areas R1 to R6, and shows the distribution of fail bits in each of the areas R1 to R6.

In Fig. 51, the area R4 has a peak of fail bits. It is understood that the center position of the failure group of level 1 exists in the area R4.

Fig. 52 is a diagram showing the position of a failure group extracted as a group of level 2 in correspondence with the area division 531 shown in Fig. 50, that is, a graph showing the number of fail bits existing in the areas R1 to R6, constructing the failure group extracted as the group of level 2.

In Fig. 52, it is understood that the area R1 has a peak of fail bits and the center

position of the failure group of level 2 exists in the area R1.

By extracting the distribution of the failure group from the original FBM and showing the distribution state of the fail bits in each group in graph, the statistical distribution of the failure group can be visually recognized.

#### 5 <M. Example 4 of Displaying Analysis Result>

As another example of displaying the result of grouping, a method described by using Figs. 53 to 55 may be adopted.

Fig. 53 shows division 532 of areas on a wafer used to calculate a failure group. The wafer is radially divided into a plurality of areas R11 to R18 by using the wafer center as a center.

Fig. 54 is a graph of the results of failure analysis described in the fifth to seventh embodiments carried out on a plurality of wafers, and shows the positions of fail bits in the failure group extracted as the group of level 1 in correspondence with the area division 532 shown in Fig. 53.

That is, Fig. 54 is a graph showing the number of fail bits existing in each of the areas R11 to R18, constructing the failure group extracted as a group of level 1 to show a distribution of fail bits in the areas R11 to R18.

In Fig. 54, it is understood that the area R15 has a peak of the fail bits and the center position of the failure group of level 1 exists in the area R15.

Fig. 55 is a diagram showing positions of a failure group extracted as the group of level 2 in correspondence with the area division 532 shown in Fig. 53, that is, a graph showing the number of fail bits existing in each of the areas R11 to R18, constructing the failure group extracted as a group of level 2.

In Fig. 55, it is understood that the area R11 has a peak of the fail bits and the center position of the failure group of level 2 exists in the area R11.

By extracting the distribution of the failure group from the original FBM and showing the distribution state of the fail bits in each group in graph, the statistical distribution of the failure group can be visually recognized.

The area division on a wafer is not limited to the area divisions 531 and 532 shown in Figs. 50 and 53. For example, a wafer may be divided in a square lattice state.

**<N. Example of Implementing Failure Analysis Method>**

In a manner similar to the first to fourth embodiments, it is sufficient to use the computer system described with reference to Fig. 19 to implement the fifth to eighth embodiments of the failure analysis method according to the invention.

10 The failure analysis method according to the invention described by using the flow charts shown in Figs. 23, 30, 37, and 38 can be implemented by running a computer program on a computer. In this case, the program (failure analysis program) is supplied on a recording medium such as the magnetic tape 104 or the CD-ROM 108. The program can be transmitted in the form of signals through a communication path and  
15 further downloaded to a recording medium.

A computer system on which the failure analysis program is loaded and which runs the program can be called a failure analyzer.

While the invention has been shown and described in detail, the foregoing description is in all aspects illustrative and not restrictive. It is therefore understood that  
20 numerous modifications and variations can be devised without departing from the scope of the invention.

09748226-122700